

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/750,157	12/30/2003	Carlos J. Gonzalez	SNDK.348US0	7914
	EXAMINER			
505 MONTGOMERY STREET			LI, ZHUO H	
			ART UNIT	PAPER NUMBER
			2185	
			<u></u>	
			MAIL DATE	DELIVERY MODE
			08/10/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)		
	10/750,157	GONZALEZ ET AL.		
Office Action Summary	Examiner	Art Unit		
	Zhuo H. Li	2185		
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address		
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tin vill apply and will expire SIX (6) MONTHS from , cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).		
Status		,		
 1) ⊠ Responsive to communication(s) filed on 11 Ju 2a) ☐ This action is FINAL. 2b) ⊠ This 3) ☐ Since this application is in condition for allowar closed in accordance with the practice under E 	action is non-final. nce except for formal matters, pro			
Disposition of Claims				
4) ⊠ Claim(s) 1-17,35 and 37-42 is/are pending in the day of the above claim(s) is/are withdray 5) □ Claim(s) is/are allowed. 6) ⊠ Claim(s) 1-17, 35, 37-42 is/are rejected. 7) □ Claim(s) is/are objected to. 8) □ Claim(s) are subject to restriction and/or	vn from consideration.			
Application Papers				
9) The specification is objected to by the Examine 10) The drawing(s) filed on is/are: a) acce Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the Ex	epted or b) objected to by the drawing(s) be held in abeyance. Serion is required if the drawing(s) is object.	e 37 CFR 1.85(a). jected to. See 37 CFR 1.121(d).		
Priority under 35 U.S.C. § 119				
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 				
Attachment(s)				
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:	ate		

DETAILED ACTION

Response to Amendment

1. This Office action is in responds to the Amendment filed on June 11, 2007, claims 1-17, 35, and 37-42 are pending in the application.

Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

3. Claims 1-17, 35, and 37-42 are rejected under 35 U.S.C. 103(a) as being unpatentable over Conley (US 2002/0099904) in view of Chien et al. (US PAT. 6,742,078 hereinafter Chien).

Art Unit: 2185

Regarding claim 1, Conley discloses a memory system (figure 2) including a controller (301, figure 2) and a non-volatile memory, i.e., flash memory (figure 2), wherein the non-volatile memory is comprises of a plurality of units of erases (85-88, figure 15), wherein the controller access the non-volatile memory according to a set of metablock links ([0066]), each comprised of a plurality of units of erase, wherein the controller establishes the set of metablock linkings in a deterministic manner ([0067]). Conley differs from the claimed invention in not specifically teaches a record of the metablock linkings is stored in the non-volatile memory. However, Chien discloses a flash memory system comprising four different types of blocks, data blocks, spare blocks, a new block and a link-table blocks (col. 2 lines 35-53), wherein the link-table blocks comprising a link table which it is used to record the link relationship between the logic block and the actual block (col. 3 lines 51-57 and col. 4 line 55 through col. 5 line 3). Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to modify the table in the memory system of Conley storing a record of the metablock linkings is in the non-volatile memory, as per teaching by the flash memory system of Chien. because it provides protection against power failure to protect the data link structure and improves stability in use of the flash memory (col. 1 lines 12-15).

Regarding claim 2, Conley discloses the record is a completed specification of the set of linkings in terms of units of erase ([0068]).

Regarding claim 3, Conley discloses the set of linkings is formed according to a rule and the record consists of those linkings that are exceptions to the rule ([0066]).

Regarding claim 4, Chien discloses the method further comprising determining that a unit of erase in a first of the metablock linkings is defective (col. 3 lines 43-46), updating the first

Application/Control Number: 10/750,157

Art Unit: 2185

metablock linking so that it no longer contains the defective unit of erase, i.e., stored updated data in a substituted block (col. 3 line 63 through col. 4 line 20), and storing a record of the updated linking in the non-volatile memory (col. 4 lines 10-20).

Regarding claim 5, Chien discloses the method wherein the updating comprises replacing the defective unit of erase with another one of the units of erase, i.e., use a substituted block to stored updated data to replace the defective or original block (col. 3 line 43 through col. 4 line 20).

Regarding claim 6, Chien discloses the method wherein another one of said unit of erase is selected from a list of unlinked units of erase, i.e., spare blocks (col. 3 line 63 through col. 4 line 3).

Regarding claim 7, Chien discloses the method wherein the list of unlinked units of erase is maintained in the non-volatile memory (figure 1 and col. 3 lines 8-30).

Regarding claim 8, Chien discloses the method further comprising subsequent to the replacing the defective unit of erase with another one of the units of erase, i.e., use head and tail pointers to pick the next available spare block in the spare block stack as a substitute block (col. 3 lines 22-41), updating the list of unlinked units of erase (col. 5 lines 18-45).

Regarding claim 9, Chien discloses the method wherein another one of the units of erase is selected from a unit of erase formerly belonging to another linking (col. 4 lines 4-20).

Regarding claim 10, Chien discloses the method further comprising maintaining a list, i.e., spare block stack (figure 4), of unlinked units of erase, determining that one or more units of erase in a first of the metablock linkings is defective, and adding the non-defective units of erase

in the first metablock to the list of unlinked units of erase (col. 3 line 65 through col. 4 line 20 and col. 5 lines 18-30).

Regarding claim 11, Chien discloses the method further comprising determining that a unit of erase in a first of the metablock linkings is defective, determining whether an alternate unit of erase is available for the defective unit of erase (col. 3 line 65 through col. 4 line 3), in response to determining that an alternate unit of erase is not available, removing the first metablock from the set of metablock linkings (col. 3 lines 43-46).

Regarding claim 12, Conley discloses the non-volatile memory comprises a plurality of quasi-independent arrays (figure 2), and each of the plurality of units of erase in a given one of the metablock linkings are from a different one of the quasi-independent arrays (figures 15-16 and [0068]).

Regarding claim 13, Conley discloses the non-volatile memory comprises a plurality of quasi-independent arrays (figure 2), and the plurality of units of erase (figure 8) in a given one of the metablock linkings ([0054]), the metablock linkings are comprised of pairs of units of erase from the same quasi-independent array (figure 15), wherein each of the pairs are from a different one of said quasi-independent arrays (figure 16 and [0068]).

Regarding claim 14, Chien discloses a quasi-independent arrays, i.e., flash memories (FM0 – FM3, figure 7) are on separate chips (item a-d, figure 7 and col. 5 lines 31-45).

Regarding claim 15, Chien discloses the method wherein the record of the metablock linkings is stored in a portion of the non-volatile memory other than those assigned for user data (col. 4 line 35 through col. 5 line).

Art Unit: 2185

Regarding claim 16, Conley discloses each of the units of erase is comprises of plurality of sectors (80-83, figure 15), and each of the sectors includes a data area (85, figure 15), and an overhead area (50, figure 10), and wherein the record information for those units of erase containing data is maintained in their overhead area ([0055]).

Regarding claim 17, Chien discloses the method wherein the record information for those units of erase without data is maintained in a portion of the non-volatile memory other than those assigned for user data, i.e., spare block stack (figure 4).

Regarding claim 35, Conley discloses a memory system (figure 2) including a controller (301, figure 2) and a non-volatile memory, i.e., flash memory (figure 2), wherein the non-volatile memory is comprises of a plurality of units of erases (85-88, figure 15), wherein the controller access the non-volatile memory according to a set of metablock links ([0066]), each comprised of a plurality of units of erase, wherein the controller establishes the set of metablock linkings in a deterministic manner ([0067]). Conley differs from the claimed invention in not specifically teaches the memory system comprising the set of metablock linkings is established based on a random allocation. However, Chien discloses a flash memory system comprising four different types of blocks, data blocks, spare blocks, a new block and a link-table blocks (col. 2 lines 35-53), and both the data blocks, spare blocks, and a link-table blocks are randomly allocate (col. 2 lines 60-67 and col. 5 line 46 through col. 6 line 5). Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to modify the set of metablock linkings in the memory system of Conley is established based on a random allocation, as per teaching by the flash memory system of Chien, because it saves time to search and write data effectively, and the service life of the flash memory is prolonged (col. 8 lines 1-3).

Application/Control Number: 10/750,157

Art Unit: 2185

Regarding claim 37, the limitations of the claim are rejected as the same reasons set forth

Page 7

in claim 1.

Regarding claim 38, Conley teaches the memory system wherein the record of the list of

one or more non-defective blocks is cached in volatile memory by said controller (figure 13).

Regarding claim 39, the limitations of the claim are rejected as the same reasons set forth

in claim 1.

Regarding claim 40, the limitations of the claim are rejected as the same reasons set forth

in claim 38.

Regarding claims 41-42, Conley discloses the memory system wherein an initial set of

metablock linkings is established according to an algorithm ([0066]), and wherein the record of

the set of metablock linkings lists only those linkings and units of erase that do not conform to

the algorithm ([0068]).

Response to Arguments

4. Applicant's arguments with respect to claims 1-17 and 28-42 have been considered but

are most in view of the new ground(s) of rejection. The applied reference US 2002/0099904 was

published on 7/25/2002, which is one year prior to the effective filing date of the present

application 12/30/2003. Thus, US 2002/0099904 is applicable as prior art under 35 U.S.C. §

103(a) even though the present application and US 2002/0099904 are commonly owned by the

same assignee.

Conclusion

Art Unit: 2185

5. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Zhuo H. Li whose telephone number is 571-272-4183. The examiner can normally be reached on Mon - Fri 10:00am - 6:30pm..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Sanjiv Shah can be reached on 571-272-4098. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

5 h

Zhuo H. Li
Patent Examiner

Page 8